

Mitron PT | PRODUCT / PROCESS CHANGE NOTIFICATION


Notification Date: <u>5/25/2006</u> Projected Completion Date:	PCN Number : 10113			
Product Identification (Including Customer P/N): K1526B, K1526C, K1536B, K1536C products				
Detailed Description of Changes: The "B" and "C" configurations are being obsoleted (EOL). K1536B & K1536C are being replaced with the M3V series. The K1526C is being replaced by the K1526D. The K1526B is being replaced by the MVS series. See the attached data sheets for the K1526D and MVS for product specs.				
Reason for Changes: Due to low demand for this non-standard (9x11mm) package size, it is being of with the industry standard 9x14mm package.	osoleted. It is being replaced			
Projected Timing of Change and Implementation Date: See below.				
Anticipated Impact on Quality and Reliability: None. Identical specifications for the EOL parts will not be supported by their redata sheets for the K1526D and MVS products.	placments. See attached			
Qualification Plan (if applicable): Contact the factory				
Last Time Buy Date: July 31, 2006				
Last Time Delivery Date and Comments (if applicable): All product must be shipped no later than October 31, 2006.				
Originated By: Dick Thompson	Date: 5/23/2006			
MtronPTI Engineering: Joe Doyle	Date : 5/24/2006			
MtronPTI Engineering: Joe Doyle MtronPTI Apps. Eng'r.: Bill Jamewein	Date: 5/23/2006			
MtronPTI Sales or Designate: Dick Thompson	Date: 5/23/2006			
MtronPTI Operations: Greg Anderson	Date : 5/25/2006			
MtronPTI Quality Assurance: JKocak	Date : 5/24/2006			
CUSTOMER ACKNOWLEDGMENT: This PCN will be considered acceptable and become effective on the date show within 30 days of notification denoted above. PCN APPROVED: Signature:				
YES: [] NO: [] Title:	Date:			
COMMENTS:				
Please return this signed document to: MtronPTI, 100 Douglas Ave., Yankton, SD, 57078 or email to pcn@n	ntronpti.com			

K1526D Series 9x14 mm, 5.0 Volt, CMOS/TTL, VCXO











.560 [14.22] MAX.

REF.






^{*} Above 40 MHz, pull is ± 100 ppm or ± 80 ppm minimum (no maximum)



SUGGESTED SOLDER PAD LAYOUT



Pin Connections

PIN	FUNCTION
1	Voltage Control
2	Ground & Gnd Plane
3	Output
4	+Vdd

	PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition/Notes
	Frequency Range	F	2		160	MHz	
	Operating Temperature	TA	(See ordering information)				
	Storage Temperature	Ts	-40		+125	°C	
	Frequency Stability	ΔF/F					
	Overall	l	Inclusive of	of Calibra	ation, Tem		
			Voltage, L	oad, and	d Aging		
	0°C to +70°C	l	±25 ppm				
	-40°C to +85°C				±50	ppm	
	Aging						
	1 st Year		-3/-5		+3/+5	ppm	< 52 MHz/ ≥ 52 MHz
	Thereafter (per year)	l	-1/-2		+1/+2	ppm	< 52 MHz/ ≥ 52 MHz
s	Pullability/APR		(See ordering information)				
Specifications	Control Voltage	Vc	0.5	2.5	4.5	V	
ati	Linearity						Positive Monotonic Slope
ij	2.000 to 33.000 MHz	l			5	%	
ec	33.001 to 160.000 MHz				10	%	
	Modulation Bandwidth	fm	20			KHz	±3dB
Electrical	Input Impedance	Zin	50k			Ohms	@ 10 kHz
ij	Input Voltage	Vdd	4.5	5.0	5.5	V	
<u>e</u>	Input Current	ldd			26	mA	
١٣	Output Type						HCMOS/TTL
	Load		5 TTL or 15 pF HCMOS			See Note 1	
	Symmetry (Duty Cycle)	l					See Note 2
	TTL & CMOS < 33 MHz	l	45		55	%	
	CMOS ≥ 33 MHz		40		60	%	
	Logic "1" Level	Voh	4.5			V	
	Logic "0" Level	Vol			0.5	V	
	Output Current				±16	mA	
	Rise/Fall Time	Tr/Tf			4	ns	
	Start up Time				10	ms	
	Phase Jitter @ 26 MHz	φJ		4		ps RMS	Integrated 12 kHz – 20 MHz
	Phase Noise (Typical)	10 Hz	100 Hz	1 kHz	10 kHz	100 kHz	Offset from carrier
	@ 26 MHz	-65	-95	-115	-130	-140	dBc/Hz
	@ 26 MHz	-65	-95	-115	-130	-140	dBc/Hz

- 1. TTL load see load circuit diagram #1 on page 116. HCMOS load see load circuit diagram #2 on page 117.
- 2. Symmetry is measured at 1.4 V with TTL load, and at 50% Vdd with HCMOS load.


MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.


MVS Series 9x14 mm, 5.0 Volt, HCMOS/TTL, VCXO





- General purpose VCXO for Phase Lock Loops (PLL), Clock Recovery, Reference Signal Tracking and Synthesizers
- Frequencies up to 160 MHz and tristate option





*Contact factory for availability.

	All dimensions in inches (mm).	0.100 (2.54)
JGGESTED SOLDER PA	AD LAY OUT	H H H
	200 (5.08) 050 (1.27) 0.346	
H H —	(8.80)	

Pin Connections

FUNCTION	4 Pin Pkg.	6 Pin Pkg.
Control Voltage	1	1
Tristate		2
Circuit/Case Ground	2	3
Output	3	4
N/C		5
+Vdd	4	6

	PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition/Notes
	Frequency Range	F	1.544		160	MHz	See Note 1
	Operating Temperature	TA	(See Order	ing Inform	nation)		
	Storage Temperature	Ts	-55 +125		°C		
	Frequency Stability	∆F/F	(See Order	ing Inform	nation)		
	Aging						
	1st Year		-3/-5		+3/+5	ppm	< 52 MHz / ≥ 52 MHz
	Thereafter (per year)		-1/-2		+1/+2	ppm	< 52 MHz / ≥ 52 MHz
	Pullability/APR		(See Order	ing Inform	nation)		Over control voltage
	Control Voltage	Vc	0.5	2.5	4.5	V	
	Linearity				10	%	Positive Monotonic Slope
S	Modulation Bandwidth	fm	10			kHz	
Electrical Specifications	Input Impedance	Zin	50k			Ohms	
ical	Input Voltage	Vdd	4.75	5.0	5.25	V	
ecif	Input Current	ldd		25	35	mA	1.544 to 24.999 MHz
Sp				35	60	mA	25 to 69.999 MHz
g				55	90	mA	70 to 160 MHz
Ħ	Output Type						HCMOS/TTL
IĕI	Load						See Note 2
-	1.544 to 60 Mhz		10 TTL or 50 pF				
	60.001 to 160 MHz		5 TTL or 30 pF				
	Symmetry (Duty Cycle)		(See Order	ing Inform	nation)		See Note 3
	Logic "1" Level	Voh	90% Vdd			V	HCMOS load
			Vdd -0.5			V	TTL Load
	Logic "0" Level	Vol			10% Vdd	V	HCMOS load
					0.5	V	TTL load
	Rise/Fall Time	Tr/Tf		3	10	ns	See Note 4
	Tristate Function		Input Logic "1" or floating: output active Input Logic "0": output disables to high-Z				
	Start up Time			4		ms	
	Phase Jitter @ 155.52 MHz	φJ		10	15	ps RMS	Integrated 12 kHz - 20 MHz
	Phase Noise (Typical)	10 Hz	100 Hz	1 kHz	10 kHz	100 kHz	Offset from carrier
	@ 155.52 MHz	-62	-93	-113	-115	-114	dBc/Hz

- 1. Frequencies above 90 MHz utilize a PLL design. Fundamental and PLL designs are available at other frequencies. Contact factory.
- TTL load see load circuit diagram #1 on page 116. HCMOS load see load circuit diagram #2 on page 116.
 Symmetry is measured at 1.4 V with TTL load, and at 50% Vdd with HCMOS load.
- 4. Rise/Fall times are measured between 0.5 V and 2.4 V with TTL load, and between 10% Vdd and 90% Vdd with HCMOS load.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.