





FEATURES

APPLICATIONS

LVPECL/LVDS Differential Output Low RMS Jitter Performance 12 kHz to 20 MHz (1 ps max, 156.25 MHz) RoHS 6/6 Compliant 10G Reference NIC Card Ethernet Test and Measurement

Ordering Information:

Product Family (Supply Voltage Option)	Temperature Range		Stability		Enable/Disable		Logic Type		Package/Lead Configuration		Frequency MHz
	Code Value		Code Value		Code Value		Code Value		Code Value		
M2702 (3.3V) M2703 (2.5V)	6 2	-20 °C to +70 °C -40 °C to +85 °C		±100 ppm ±50 ppm ±25 ppm ±20 ppm	В	Enable High (pad 1)	P L	LVPECL LVDS	N	Leadless	XXX.XXXXXX
Example: M270224BPN 10 M2702	0.00000	0 MHz 2		4	1	в		P		N	100.000000

LVPECL Electrical Specifications:

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions			
Frequency of Operation	Fo	10		1500	MHz				
		Free	quency Sta	ability					
Frequency Stability	Frequency Stability △F/F See ordering information								
Aging			±2		ppm	1 st year			
			RF Outpu	ıt					
Output Type		LVF	PECL Comp	atible					
Output Load		50 0	2 to (Vcc-2.0)) Vdc	V				
Symmetry (duty cycle)		45		55	%	Ref. to 50% of waveform			
Logic Level "0"	V _{OL}	V _{cc} -1.85		V _{cc} -1.63	V				
Logic Level "1"	V _{OH}	V _{cc} -1.03		V _{cc} -0.60	V				
Rise/Fall Time	T _R /T _F		0.3	0.4	ns	20% to 80% of waveform			
Start-up Time	T _{SU}			10	ms	$T_{ambient} = +25^{\circ}C$			
Enable Logic (Pad 1)		70% V _{CC} or N/C			V	Output Enabled			
Disable Logic (Pad 1)				30% V _{CC}	V	Output Disabled to high-Z			
	S	upply Voltag	ge & Powe	r Consumptio	on				
Operating Voltage	V _{CC}	3.135	3.300	3.465	V	(M2702)			
		2.375	2.500	2.625	V	(M2703)			
Supply Current	I _{cc}			80	mA				
112					•	Revision			

Revision B 10/09/17







LVDS Electrical Specifications:

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Frequency of Operation	Fo	10		1500	MHz	
		Free	quency St	tability		
Frequency Stability	$\Delta F/F$		See orderir	ng information		
Aging			±2		ppm	1 st year
			RF Outp	ut		
Output Type		LV	DS Compa	tible		
Output Load		10	0 Ω Differe	ntial	V	
Symmetry (duty cycle)	V _{OH}	45		55	%	Ref. to 50% of waveform
Differential Output Voltage	V _{DIFF}	175	350		mV	peak-to-peak differential output voltage
Output Offset Voltage	V _{os}		1.250		V	· •
Rise/Fall Time	T _R /T _F			0.6	ns	20% to 80% of waveform
Start-up Time	T _{SU}			10	ms	$T_{ambient} = +25^{\circ}C$
Enable Logic (Pad 1)		70% V _{CC} or N/C			V	Output Enabled
Disable Logic (Pad 1)				30% V _{CC}	V	Output Disabled to high-Z
	S	upply Voltag	ge & Pow	er Consumpt	ion	
Operating Voltage	V _{CC}	3.135	3.300	3.465	V	(M2702)
		2.375	2.500	2.625	V	(M2703)
Supply Current	I _{CC}			60	mA	

Environmental & Packaging Requirements:

Storage Temperature	-55°C to 125°C
Mechanical Shock	Per MIL-STD-202, Method 213, Condition C (100 g's, 6 ms)
Vibration	Per MIL-STD-202, Method 204D, Condition C (10 g's, 55 – 2000 Hz)
Aging	+85°C ±3°C, 720H (No BIAS)
Humidity	+40°C ±2°CX90~95%, 96H (NO BIAS)
Thermal Cycle	Per MIL-STD-883, Method 1010, Condition B (-55 °C to +125 °C, 10 cycles)
Hermeticity	Per MIL-STD-202, Method 112 (1 x 10 ⁻⁸ atm cc/s of Helium)
Moisture Sensitivity Level	MSL1
Solderability	Per EIAJ-STD-002, Method 208
Max. Soldering Conditions	See solder profile, Figure 1
Pad Termination	Gold, 1 µm maximum thickness
Package Type	6-pad 5.0 X 7.0 mm leadless ceramic. RoHS compliant.








Marking, Pin Out:

Pad	Function
1	Enable/Disable
2	No Connection
3	Ground
4	Output
5	Complementary Output
6	+V _{cc}


Part Marking								
Line 1	Line 1 [part designation]							
Line 2	FFFMFFFF							
Line 3	M yy ww vv							

	Legend						
Μ	MtronPTI						
F	Frequency						
уу	Year						
ww	Work Week						
vv	Factory code						

Dimensions:



Output Waveform:











Typical LVPECL Test Circuit & Load Circuit Diagrams:



Typical LVDS Test Circuit & Load Circuit Diagrams:











Soldering Conditions:



Tape and Reel Specifications:



Tape and Reel Specifications											
A	В	С	D	E	F	G	Н	J	K	L	М
5.32	7.28	1.5	7.5	2.2	4	8	16	178	13.5	24.8	80