





FEATURES

LVCMOS Output Low RMS jitter performance 12 kHz to 20 MHz Low Phase Noise Compliant to RoHS directive

APPLICATIONS

Base station controllers 4G/LTE applications Ethernet, SyncE Test and Measurement

Ordering Information:

Product Family	Temperature Range		Stability* Enable/Disable		Absolute Pull Range (APR)		Logic Type		Package/Lead Configuration		Frequency	
	Code	Value	Code	Code	Value	Code	Value	Code	Value	Code	Value	
M3027	2 6	-40 °C to +85 °C -20 °C to +70 °C	0	T V	Enable High (pad 2) No Enable/Disable	G C F	±20 ppm ±25 ppm ±40 ppm	С	LVCMOS	N	Leadless	XXX.XXXX MHz
Example: N M3027	//302720V	GCN 122.8800 MHz		1		1						400.0000
		2	0	v		G C		N		122.8800MHz		

* Stability is included in the APR specification.

Electrical Specifications:

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions			
Frequency of Operation	Fo	1		170	MHz				
		Fre	equency Sta	ability					
Frequency Stability									
Aging		-5	+5		nnm	1 st year			
Aging		-3		+3	ppm	Per year thereafter			
			RF Outpu	ıt					
Output Type			CMOS						
Output Load			F CMOS lo						
Symmetry (duty cycle)	T _{DC}	45		55	%	@ 50% Vdd			
Logic "0" Level	V _{OL}			10% Vdd	V				
Logic "1" Level	V _{OH}	90% Vdd			V				
Rise/Fall Time	T _R /T _F			5.0	ns	1.000000 – 50.000000 MHz			
10% Vdd to 90% Vdd				3.0		50.000001 – 170.000000 MHz			
Start-up Time	Τ _{SU}			10	ms	T _{ambient} = +25°C			
Enable Logic (Pad 2)		70% V _{CC} or N/C			V	Output Enabled			
Disable Logic (Pad 2)				30% V _{CC}	V	Output Disabled to high-Z			
		Freq	uency Adjı						
Control Voltage		0.30	1.65	3.00	V	Pad 1			
Absolute Pull Range	APR	S	ee ordering	information					
Modulation Bandwidth	fm	10			kHz	-3 dB			
Input Impedance	Z _{in}	50			kΩ	Pad 1			
Linearity				10	%				
		Supply Volta		er Consumpt					
Operating Voltage	V _{CC}	3.135	3.300	3.465	V				
Supply Current	I _{CC}			20	mA	1.000000 - 50.000000MHz			
				30		50.000001 – 100.000000MHz			
				50		100.000001 – 170.000000MHz			
		O	ther Param	1		1			
Phase Jitter (RMS)	ΦJ			0.4	ps	12kHz to 20MHz @ 122.88MHz			

Revision 0 10/15/15








Environmental & Packaging Requirements:

Operating Temperature	T _A	See or	dering inform	ation	°C					
Storage Temperature	Ts	-55		+125	°C					
Mechanical Shock	Per MIL-S	Per MIL-STD-202, Method 213, Condition E								
Vibration	Per MIL-S	Per MIL-STD-202, Method 204D, Condition D								
Aging	+85°C ±3°	°C, 720H (No I	BIAS)							
Humidity	+40°C ±2°	°CX90~95%, 9	6H (NO BIA	S)						
Thermal Cycle	Per MIL-STD-883, Method 1011, Condition A									
Hermeticity	Per MIL-S	Per MIL-STD-202, Method 112 (1 x 10 ⁻⁸ atm cc/s of Helium)								
Moisture Sensitivity Level	MSL1									
Solderability	Per EIAJ-STD-002, Method 208									
Max. Soldering Conditions	See solder profile, Figure 1									
Pad Termination	Gold, 1 µm maximum thickness									
Package Type	6-pad 5.0 X 7.0 mm leadless ceramic. RoHS compliant.									

Typical LVCMOS Test Circuit & Load Circuit Diagrams:



MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.








Marking, Pin Out:

Pad	Function
1	Control Voltage
2	Enable/Disable or N/C
3	Ground
4	Output
5	N/C
6	+V _{cc}


P	Part Marking								
Line 1	[part designation]								
Line 2	FFFMFFFF								
Line 3	M yy ww vv								

Legend							
М	MtronPTI						
F	Frequency						
уу	Year						
ww	Work Week						
vv	Factory code						

Dimensions:



Output Waveform:











LVCMOS Phase Noise Plot:



Soldering Conditions:










Tape and Reel Specifications:

All units in mm



Tape and Reel Specifications											
А	В	С	D	E	F	G	Н	J	K	L	Μ
5.32	7.28	1.5	7.5	2.2	4	8	16	178	13.5	24.8	80