





# SPECIFICATION FOR LOW PHASE NOISE CMOS VCXO MtronPTI P/N: M3027S004

# **Electrical Specifications:**

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Frequency of Operation				MHz		
		Fre	equency Stab	ility		
Frequency Stability	ΔF/F	Included in				
· requeries Claiming	۵.,,	Absolute Pull Range Specification				
Aging		-5		+5	ppm	1 <sup>st</sup> year
7.99		-3		+3	РРП	Per year thereafter
			RF Output			
Output Type			CMOS			
Output Load		1:	5 pF CMOS loa	d		
Symmetry (duty cycle)	$T_DC$	45		55	%	@ 50% Vdd
Logic "0" Level	$V_{OL}$			10% Vdd	V	
Logic "1" Level	V <sub>OH</sub>	90% Vdd			V	
Rise/Fall Time	$T_R/T_F$			3.0	ns	10% to 90% Vdd
Start-up Time	Tsu			10	ms	T <sub>ambient</sub> = +25°C
		Free	quency Adjust	ment		
Control Voltage		0.30	1.65	3.00	V	Pad 1
Absolute Pull Range	APR	±25			ppm	Referenced to Fo, including tolerance at +25 °C, deviation over operating temperature, aging, shock, vibration, supply voltage
Modulation Bandwidth	fm	10			kHz	-3 dB
Input Impedance	Impedance Z <sub>in</sub>				kΩ	Pad 1
Linearity				10	%	
	S	upply Volta	age & Power	Consumpti	ion	
Operating Voltage	Vcc	3.135	3.300	3.465	V	
Supply Current	Icc			50	mA	
		C	ther Paramete	rs		
Phase Noise			-150		dBc/Hz	10 kHz offset








# SPECIFICATION FOR LOW PHASE NOISE CMOS VCXO MtronPTI P/N: M3027S004

# **Environmental & Packaging Requirements:**

Operating Temperature	T <sub>A</sub>	-20		+70	°C	
Storage Temperature	Ts	-55		+125	°C	
Mechanical Shock	Per MIL-S	TD-202, Meth	od 213, Con	dition E		
Vibration	Per MIL-STD-202, Method 204D, Condition D					
Aging	+85°C ±3°	°C, 720H (No E	BIAS)			
Humidity	+40°C ±2°	CX90~95%, 9	6H (NO BIA	S)		
Thermal Cycle	Per MIL-S	TD-883, Meth	od 1011, Co	ndition A		
Hermeticity	Per MIL-S	TD-202, Meth	od 112 (1 x	10 <sup>-8</sup> atm cc/s c	of Helium)	
Moisture Sensitivity	MSL1	MQI 1				
Level	I WISE I					
Solderability	Per EIAJ-	STD-002, Metl	hod 208			
Max. Soldering	See solde	r profile Figur	<b>Δ</b> 1			
Conditions	See solder profile, Figure 1					
Pad Termination	nation Gold, 1 µm maximum thickness					
Package Type	6-pad 5.0 X 7.0 mm leadless ceramic. RoHS compliant.					

## **Typical LVCMOS Test Circuit & Load Circuit Diagrams:**









#### SPECIFICATION FOR LOW PHASE NOISE CMOS VCXO MtronPTI P/N: M3027S004


### Marking, Pin Out:

Pad	Function
1	Control Voltage
2	NC
3	Ground
4	Output
5	N/C
6	+V <sub>cc</sub>


Part Marking		
Line 1	161M5750	
Line 2	Myywwvv	

	Legend			
M MtronPTI				
уу	Year			
ww	Work Week			
VV	Factory code			

#### **Dimensions:**



## **Output Waveform:**










#### SPECIFICATION FOR LOW PHASE NOISE CMOS VCXO MtronPTI P/N: M3027S004

# **Soldering Conditions:**



**Datasheet Revision Table:** 

_						
	Date	Rev.	Author	Details of Revision		
	05/02/17	0	MM	Original release		