





SPECIFICATION FOR LVPECL VCXO MtronPTI P/N: M3028S003

Electrical Specifications:

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Frequency of Operation	Fo		156.250000		MHz	
		Fr	equency Sta	bility		
Frequency Stability		-50		+50	ppm	Includes initial tolerance with Vc = 1.65, deviation over temperature, voltage, and aging
		-3		+3		first year
Aging		-10		+10	ppm	Over 15 years includes 1 st year.
			RF Output	t .		
Output Type			PECL			
Output Load			ohms to (Vcc-2 hevenin equiva			
Symmetry (duty cycle)	T _{DC}	45	•	55	%	@ 50% of waveform
Logic Level "1"		Vcc-1.08			V	
Logic Level "0"				Vcc-1.63	V	
Rise/Fall Time	T _R /T _F			0.35	ns	From 20% to 80% of waveform
Output Enable Logic		70% Vcc or N/C			V	Pad 2. Output enabled
Output Disable Logic				30% Vcc	V	Pad 2. Output to high-Z
Startup Time			3	10	ms	
		Fre	equency Adjus	tment		-
Absolute Pull Range (APR)		±80			ppm	Referenced to nominal frequency, including deviation over temperature, aging, shock, vibration, supply voltage
Control Voltage		0.00	1.65	3.30	V	Pad 1
Tuning Slope			90		ppm/V	
Linearity				10	%	
Modulation Bandwidth	fm	10			kHz	-3 dB
Input Impedance	ZIN	500			kΩ	Pad 1
			age & Power			
Operating Voltage	Vcc	3.13	3.30	3.47	V	
Operating Current	lcc			75	mA	
Phase Jitter	Фл		Other Paramet	0.40	ps	integrated phase noise, 12 kHz – 20 MHz








SPECIFICATION FOR LVPECL VCXO MtronPTI P/N: M3028S003

Environmental & Packaging Requirements:

Operating Temperature	TA	-40		+85	°C	
Storage Temperature	TS	-55		+125	°C	
Mechanical Shock	Per MIL-STD-202, Method 213, Condition C (100 g's, 6 ms duration, ½ sinewave)					
Vibration	Per MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)					
Thermal Cycle	ermal Cycle Per MIL-STD-883, Method 1010, B (-55°C to 125°C, 15 min. dwell, 10 cycles)			ell, 10 cycles)		
Hermeticity Per MIL-STD-202, Method			nod 112 (1 x 10	⁻⁸ atm cc/s o	f Helium)	
Solderability	Per EIAJ-STD-002					
Max. Soldering Conditions	See solder profile, Figure 1.					
Package Type	5 X 7 mm 6-pad leadless ceramic. RoHS compliant.					

Typical LVPECL Test Circuit & Load Circuit Diagrams:










SPECIFICATION FOR LVPECL VCXO MtronPTI P/N: M3028S003

Marking, Pin Out & Dimensions:


Pad	Function
1	Control Voltage
2	Tristate Control
3	Ground
4	Output 1
5	Output 2
6	+V _{cc}

Part Marking			
Line 1	M3028S003		
Line 2	156M2500		
Line 3	M yy ww vv		

	Legend			
уу	Year			
ww	Work week			
vv	Factory code			



Soldering Conditions:





DATA SHEET REVISION TABLE:

Date	Rev.	Author	Details of Revision		
10/14/15	0	DCO	Original release		